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Abstract—Caching techniques are widely used in the era of
cloud computing from applications, such as Web caches to
infrastructures, Memcached and memory caches in computer
architectures. Prediction of cached data can greatly help improve
cache management and performance. The recent advancement of
deep learning techniques enables the design of novel intelligent
cache replacement policies.
In this work, we propose a learning-aided approach to predict
future data accesses. We find that a powerful LSTM-based
recurrent neural network model can provide high prediction
accuracy based on only a cache trace as input. The high accuracy
results from a carefully crafted locality-driven feature design.
Inspired by the high prediction accuracy, we propose a pseudo
OPT policy and evaluate it upon 13 real-world storage workloads
from Microsoft Research. Results demonstrate that the new cache
policy improves the state-of-art practical policies by up to 19.2%
and incurs only 2.3% higher miss ratio than OPT on average.
Index Terms—Deep learning, cache, performance measure-
ment, performane prediction, forward reuse distance.
I. INTRODUCTION
The exponential increase in computing capabilities in hard-
ware has greatly advanced various applications of deep neural
networks, such as speech recognition [10], [12], visual object
recognition [15], [21], and natural language processing [3],
[41]. The great success of these real-world applications has
inspired this line of research using deep neural networks upon
classical research problems.
Cache is a universal and indispensable component in
computer science. In a computer, a CPU cache addresses
the memory wall [47] problem in von Neumann computers:
Computation is orders of magnitude faster than memory access.
In a Web server, accessing back stores suffers a long latency
due to low network bandwidth. A Web server mitigates this
problem by caching frequently accessed items in a Web
cache. 1% increase of cache hit rate could result in 35%
reduction of latency [5]. In content delivery networks, cache
storage at routers becomes of utmost importance to handle
the exponential increase in video streaming services [2], [34].
To implement a cache with ultra-high performance, the data
locality characterization of programs becomes critical. The
target cache in this paper is a general cache in theory.
Peter Denning, who found the working-set theory [6], defined
the principle of locality as “the tendency for programs to
cluster references to subsets of address space for extended
periods,” called phases [7]. Reuse distance is the de facto
metric to quantify data locality in a program. In this paper,
we define reuse distance as “the number of accesses between
Fig. 1: An example of reuse distance. The solid arrow shows
forward reuse distance. The dash arrow shows backward reuse
distance.
two consecutive accesses to the same datum” 1. The definition
is trace-based. A cache trace is a sequence of cache accesses.
In a CPU cache, a trace is a memory access trace; in a Web
cache, a trace is a series of Internet data objects. There are two
types of reuse distance, backward reuse distance and forward
reuse distance, as shown in Figure 1. The second access of “b”
has forward reuse distance of 3 and backward reuse distance
of 2. The backward reuse distance is often referred to as reuse
distance for simplicity. The first access of any data has ∞ reuse
distance; the last access has ∞ forward reuse distance.
Being aware of forward reuse distance on-line is greatly
beneficial. The Belady’s optimal algorithm [1] (OPT) discards
the data that will not be needed for the longest time in the
future for a cache eviction event. Forward reuse distance just
foresees the future access time. By it, we can derive the eviction
candidate at an eviction event for implementing the OPT policy.
To be aware of forward reuse distance for all data accesses
is theoretically equivalent to know of the future. The online
computation is easy for reuse distance resulting from the past
accesses (explained in Section II-A), but is impossible for the
forward reuse distance, because the future has not been “seen”
yet.
This paper strives to predict forward reuse distance based
on only the past cache trace by applying a novel learning-
aided approach. In addition, we demonstrate the strength of
our approach by leveraging it to advance the state-of-the-art
in the area of cache replacement.
Recently, the compute architecture community has applied
machine learning techniques to predict the next memory address
for the CPU caches [11], [39] with the assistance of program
context such as program counters. In particular, program
1Other works define it as “the number of unique accesses between two
consecutive accesses to the same datum”. For example, stack distance is called
reuse distance.
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counters are a dominant factor in prior work [39], and they
format a sequence of pairs of program counter and memory
address as a trace. As a result, their methods cannot adapt to
other use cases that do not have program counters (such as
Web caches).
Novelty. In this paper, we study the prediction based on only
a cache trace, which is built on a theoretical foundation that a
cache trace is not a random sequence of accesses, and instead
contains locality insights inside [7]. Any cache replacement
policy would otherwise be useless. We will discuss cache trace
patterns in Section III. No any prior arts ever made predictions
based on only a cache trace. To tackle the challenge, we take
advantage of the powerful intelligent capability of deep neural
networks to understand cache traces, by integrating locality
insights in the model design.
In summary, this paper makes the following contributions:
• We design a powerful, unconstrained multi-LSTM recur-
rent neural network (RNN), inspired by recent success
of long-short-term-memory (LSTM) RNN [13], [14] in
sequence modeling tasks [3], [39], [41], as the first work
to apply deep learning to predict forward reuse distance
and demonstrate its high accuracy and availability.
• We explore to make use of a set of locality intrinsic
features in the training design to verify that the prediction
based on only a cache trace is highly viable. Therefore, the
proposed techniques are widely applicable for extensive
cache application scenarios.
• We propose to utilize the classical K-means algorithm
to cluster data address deltas in the training process to
improve prediction accuracy.
• We present a novel prediction-based pseudo OPT cache
replacement policy, inspired by the good prediction results
by the proposed neural network model.
• We measure our model and the new cache replacement
policy on 13 Microsoft storage traces, which reveal a
broad range of cache access patterns. Results demonstrate
that our method improves the state-of-art practical policies
by up to 19.2% and incurs only 2.3% higher miss ratio
than OPT on average.
II. BACKGROUND
This section describes the concepts of reuse distance and
recurrent neural networks.
A. Reuse Distance
Mattson et al. [32] defined the well-known stack distance
as the number of unique accesses between two consecutive
accesses to the same data block. Stack distance is yet different
than reuse distance referred to by this paper. For example, given
a sequence of memory accesses: a1, b1, c1, b2, a2, where the
subscripts represent the access number of the same data block.
The stack distance for data block a at the access instance a2
is 2 since two other data blocks b and c are accessed between
consecutive access to a. The reuse distance of a2 is 4, since
there are 4 accesses in between. Reuse distance and stack
distance are convertible to each other.
Stack distance can be used to directly compute the cache
miss ratios for all cache sizes [50], which is the well-known
miss ratio curve (MRC). Like stack distance, reuse distance can
also be used to compute the MRC via a new locality metric,
namely volume fill time by Xiang et al. [48]. In general, the
volume fill time is the average time for a program to fill the
cache of some size. If reuse distance is larger than the volume
fill time, then the corresponding access is a miss. By counting
total misses through the volume fill time metric, the miss ratio
can be easily computed.
The volume fill time is easier to calculate as the computation
of reuse distance can be done within linear time, while the
previous stack distance takes nlog(n) time complexity [50],
where n is the length of the cache trace. The reuse distance
for all accesses can be computed in one pass: We may use a
hash map to record the last access time for each data block,
the reused distance is computed as the current time minus its
last access time.
B. Recurrent Neural Networks
Recurrent neural networks have achieved great success
on solving sequential prediction problems, such as speech
recognition [10], [12], visual object recognition [15], [21], and
natural language processing [3], [41]. Both Long Short Term
Memory (LSTM) [4] and Gated Recurrent Unit (GRU) [4] are
popular models of recurrent neural networks. In this paper, we
employ the LSTM model to predict reuse distance as it is good
at dealing with long sequences by propagating the internal
hidden state additively instead of multiplicatively.
An LSTM unit is composed of a hidden state h, a cell state
c, an input gate i, a forget gate f , and an output gate o, which
enable it to obtain and store the information from the input,
and propagate it to the next time point. At time t, the LSTM
is input with xt , and the LSTM states are computed using the
following formula:
1) Compute the input, forget, and output gates
it = σ(Wi[xt ,ht−1]+bi)
ft = σ(Wf [xt ,ht−1]+b f )
ot = σ(Wo[xt ,ht−1]+bo)
(1)
2) Update the cell state
ct = ft  ct−1+ it  tanh(Wc[xt ,ht−1]+bc) (2)
3) Compute the LSTM hidden (output) state
ht = ot  tanh(ct) (3)
Where [xt , ht−1] denotes the concatenation of the current
input and previous hidden state,  denotes element-wise
multiplication, and σ(u) = 11+exp−u is the sigmoid method.
The above process depicts the working mechanisms of
a single LSTM cell. A complete LSTM model can be
comprised of tens of the cells by cascading them together.
The cell numbers are called LSTM width. LSTM is good at
memorizing long-term sequences, and with the deployment
of multiple layers it can also be used to map from sequence
to sequence [41]. Caching problems are much like sequence
problems that have been solved. Therefore, we employed a
LSTM-based RNN that has multiple layers to learn forward
reuse distance in this paper.
III. CACHE TRACE PATTERNS
Denning defined locality as “the tendency for programs to
cluster references to subsets of address space for extended
periods” [6], [7]. Locality has the implications of patterns and
phases. We have analyzed 13 storage traces from Microsoft
Research [35]. These traces represent different workload
behaviors happening in the Microsoft Cloud.
We characterize the patterns of these traces on a basis of
time-series reuse distance trend, and classify these traces into
six types of pattern, which are shown in Figure 2. In the figure,
x-axis uses logical time, which starts from 0 and is incremented
by 1 at each access. The y-axis is the reuse distance of the
data access. The first access for any data has ∞ reuse distance.
For ease of presentation, we present ∞ reuse distance with 0
in the figure. The bottom line thus (where y-axis equals to 0)
shows the number of unique data.
The first pattern is a “triangle”. The slope line shows that
the maximum of reuse distance is getting larger as more data
is accessed over time. Under this pattern, any single datum
could possibly be reused. Along the slope line bottom-up, the
point density is getting smaller, indicating that most of the
data have relatively short reuse distance.
We define the second pattern as a “clouds” pattern. From
a visual point of view, reuse distances form many clouds. In
each piece of cloud, continuous accesses reuse the data from
early accesses with similar distance. This pattern is a good
example to demonstrate the definition of locality.
We refer to the third pattern as “gaps and bars”. In “gap”
areas, data accesses have short reuse distance; in “bars” areas,
a single data access may reuse the data from any earlier access
so that the reuse distance could be either long or short. This
pattern exhibits an interleaving phase behavior. Same as the
first pattern, it has a slope line showing that the maximum of
reuse distance is getting larger over time.
The fourth pattern is “crossing lines”. There are three kinds
of line: horizontal, vertical and slope. The horizontal lines show
that there are constantly data accesses having the same reuse
distance. Vertical lines show that close accesses have a broad
range of reuse distance. The slope lines show that continuous
accesses reuse with steadily increasing distance.
The fifth pattern is mainly composed of horizontal lines.
Most reuse distances fall within a small number of values.
Similar as the fourth pattern, these lines show that continuous
accesses reuse earlier accesses with the same distance.
We refer to the sixth pattern as “clusters”. The traces with
this pattern periodically access data with a ”clustering” reuse
distance. Except these clusters, other data accesses have very
short reuse distance, or are even not reused.
In this paper, we explore to predict forward reuse distance
for cache traces that exhibit patterns or phases, i.e., locality by
employing an LSTM-based RNN.
IV. RNN MODEL DESIGN
RNNs have shown their great success in the sequence-to-
sequence machine translation problem [3], and the prediction
of forward reuse distance can be considered as a sequence-to-
sequence problem [41]. Consequently, we use the long short
term memory (LSTM) networks to prediction forward reuse
distance.
A. Multi-LSTM RNN
We use a stacked LSTM-based RNN [3], [41] model, which
is composed of multiple LSTM layers. An LSTM layer reads
in a sequence of feature tensors entirely, called a sample. We
call its length as sequence length in this paper. Generally, an
LSTM layer processes a sample of length of sequence length
step by step. In each step, it processes an one-dimensional
feature tensor by reading in a previous hidden state as well
as an optional output of previous step, and then generates an
output tensor and a hidden state for the next step to use. The
dimension of the output tensor is the same as the width of
an LSTM cell. Once the entire sequence of feature tensors
is processed, a layer generates a new sequence of tensors by
composing the output tensors of all steps into a sequence, and
feeds the sequence to the next layer. The next layer repeats the
above process unless it is the last layer. The last layer executes
the same way as previous layers except that it only outputs a
tensor in the last step. Finally, the model applies a dense layer
to compress the tensor to a single value as the prediction.
Figure 3 shows the proposed model. In the network, we
use LSTM to capture long-term data dependency among the
sequential input data. LSTM has a special design property
related to carefully avoiding vanishing and exploding gradient
problem when building deep layer neural network models [49].
Gated Recurrent Unit (GRU) is another model that captures
long-term data dependency [4]. Chung et al. [4] showed that
LSTM and GRU had comparable performance.
In Figure 3, we are predicting forward reuse distance for
time T . The input is a sequence of feature tensors {X1, X2, . . . ,
XT}, where Xi, i ∈ 1 . . .T , denotes a feature tensor, which is of
floating-point values. We first scale all feature values down to
[-1, 1] through an embedding layer and then feed a sequence of
these tensors to two LSTM layers. LSTM has a certain number
of cells inside. The number is called LSTM width. Intermediate
temporary tensors, such as hidden states or temporary output
tensors, are all of width of LSTM width. Figure 3 uses 256 for
example. Finally, the model generates an output, which is a
256-dimensional tensor, and then uses a dense layer to convert
it to one floating-point value YT .
For high prediction accuracy, in addition to features, we also
make the target value, i.e., predicted forward reuse distance,
scaled down to [-1, 1] 2. Therefore, YT is in [-1, 1]. We scale
YT back for real use.
2Assume M denotes the maximal target forward reuse distance and N
the minimum. Given any forward reuse distance RDi, the scaled value is
−1+ 2M−N × (RDi−N).
(a) Triangle (b) Clouds (c) Gaps and bars
(d) Crossing lines (e) Horizontal lines (f) Clusters
Fig. 2: 13 MSR storage traces demonstrate different patterns. We filter out those traces that do not have an observable pattern
and classify the remaining into six types of pattern. For the purpose of presentation, we use 0 to denote ∞ reuse distance.
Fig. 3: The Multi-LSTM RNN used in our work. xi, where
i ∈ 1 . . .T , denotes a feature tensor. xi is embedded. Given a
sequence of input features {x1, x2, . . . , xT}, we have done
predicting for time T −1 and are predicting for time T . We
feed {x1, x2, . . . , xT} into the network. The network has two
LSTM layers. After two-layer network training, it outputs a
256-dimensional tensor. Finally, the network uses a dense layer
to output a single floating-point value. LSTM width is 256 for
an example. The outputs for {x1, x2, . . . , xT−1} are not used.
For good prediction performance, in addition to a well-
designed neural network, another key is the design of features.
Next, we will introduce our locality-driven feature design.
B. Locality-Driven Feature Design
We extract features from a given cache trace. Each access
in a cache trace corresponds to a feature tensor. Existing cache
replacement policies, such as LRU, LFU or ARC [33], consider
either data recency or data frequency or both in design. LRU
captures data recency by caching the most recent frequently
accessed data blocks. LFU makes use of no data recency but
data frequency, thus it may accumulate data blocks in cache
that are frequently accessed.
We design the following features:
Data block address. The first feature is data address or data
block ID. For a CPU cache, it is a memory address. A problem
is that the address range could be extremely broad. For example,
in 64-bit machines, the memory address range is extremely
large. Existing works [11], [39] have shown that LSTM has a
poor capability in training when the number of unique address
is very large. Therefore, we choose to use address delta [11]
to represent address information. For each access, we compute
the difference of the current address and the previous one.
The first address is considered to be zero. The unique address-
deltas becomes fewer. Table I shows their compression ratios.
For all tests except rsrch and stg, the unique numbers are
tremendously reduced. In real, it is possible that the number of
unique addresses is actually smaller but that of unique address-
deltas is large, just as rsrch and stg show. We consistently use
address deltas in our tests.
Reuse distance. We use reuse distance as the second feature.
Reuse distance captures data recency information. The com-
putation of reuse distance is on-line by using a hash table to
Test Ratio Test Ratio Test Ratio
hm -96.20% proj -92.50% prxy -99.35%
mds -84.59% rsrch +526% src1 -13.50%
prn -98.94% src2 -68.97% stg +94%
ts -68.05% usr -58.17% wdev -73.07%
TABLE I: Compression ratios when using address deltas.
Negatives denote the compression gain.
record the last access time for each data. Section II-A already
discussed its algorithm. Taken as example, Figure 4 shows a
cache trace aaabababca. The second row denotes the reuse-
distance feature.
Penultimate reuse distance. The penultimate reuse distance is
referred to as the third feature. It is also a data recency feature.
This feature strengths data recency information in addition to
reuse distance. For computation, we just need to copy reuse
distance of last access to the current access. It can be illustrated
in Figure 4 by referring to the third row in the table.
Average reuse distance in the sliding window. Reuse distance
and penultimate reuse distance are both individual accounting
for a data block. This feature offers expected reuse distance
for a data block in the past k accesses. For a data block,
we count finite reuse distance and compute the average. The
parameter k controls how far we would look back to history. For
computation, we use a sliding window algorithm to compute
it on-line in O(1) time complexity. The sliding window moves
to next access by dropping reuse distance on the left end of
the window and count in that on the right end. We can use a
cyclic buffer to record reuse distance at each time point.
A comparable feature is the average reuse distance over the
entire history. This is an extreme case in our feature when
k = ∞. Although this gives an expected estimation of next
possible reuse distance, it loses data recency information. We
claim that it is useful to approximate the average forward reuse
distance. However, we need to predict for a specific forward
reuse distance. Hence, the parameter k is preferred to be small.
We choose 100 in this paper.
Frequency in the sliding window. For the current data block,
we count its access frequency in the past k accesses. This
feature is a data frequency feature. In this paper, we set k with
50, empirically.
Example. Figure 4 gives an example to show how we compute
these features. The input is a trace in the first row. We use
letters to denote a address. Look at the access to “b” at time
5. Its reuse distance is 2 and penultimate reuse distance is ∞.
Looking back to the last 4 accesses from the “b”, there is only
one reuse distance that is not ∞. So the average reuse distance
in the preceding 4-length window is 2. The frequency of “b”
in the past 4 accesses is 2.
Fig. 4: How a data set is generated. The input cache trace is
aaabababca. The feature tensor at time 7 is (b,2,2,2,2,2).
Assume that sequence length equals to 4. The green box
frames the sample at time 7, ((a,2,1,1.3,3,1), (b,2,∞,2,2,1),
(a,2,2,2,2,1), (b,2,2,2,2,2)). “Ave. RD in win.” denotes the
average reuse distance in the sliding window of length 4. “Freq.
in win.” denotes the frequency.
C. Data Clustering Analysis
In addition to the above locality intrinsic features, we design
a feature through a novel data clustering analysis that clusters
data accesses by locality patterns exhibited inside a cache trace.
As previously computed, every data access has a data address
delta. Therefore we are able to cluster data accesses based
on data address deltas. The clustering analysis groups distinct
address deltas. Each group contains similar address deltas,
corresponding to a group ID. As a result, the corresponding
feature tensor of each data access contains a cluster ID by its
address delta.
K-means [31] is a classical algorithm to cluster data blocks
based on a certain kind of data similarity. To facilitate the
implementation of K-means in the proposed data clustering
analysis, we implemented an auto-partition algorithm that
divides the entire data accesses into an appropriate number
of clusters. As a result, the entire data accesses are as evenly
distributed among those clusters.
Figure 5 shows two of six address-delta clusters of src1 trace.
We color the points according to their raw address. Generally,
address-delta distributions show pattern and phase behaviors.
Different clusters have different address-delta distributions.
Even in a single cluster, the same address-deltas may belong
to different raw address.
D. From a Cache Trace to a Data Set
Other than existing works [11], a data set to train the neural
network in our work is generated based on only a cache trace,
which we claim as a main novelty. A data set is composed
of a number of samples; each sample is a sequence of one-
dimensional feature tensors of length sequence length. Each
feature tensor corresponds to a data access and contains all the
features defined above. In a nutshell, the shape of a sample is a
tensor of (sequence length, 6), where 6 features are presented.
Fig. 5: Two of six clusters on the src1 trace. Data accesses are
colored according to their raw data addresses.
As a result, the shape of a data set is a tensor of (#samples,
sequence length, 6).
In Figure 4, each column composes a feature tensor. For
example, at access time 7, a feature tensor is (b,2,2,2,2,2).
The sample at time 7 is the composition of the last 4 feature
tensors, supposing sequence length is 4, i.e., ((a,2,1,1.3,3,1),
(b,2,∞,2,2,1), (a,2,2,2,2,1), (b,2,2,2,2,2)). The green box
frames the sample at time 7; the blue frames the next sample
at time 8. The generation of samples is a linearly iterative
process in linear time complexity.
V. PREDICTION-BASED PSEUDO OPT
OPT discards the data block that will not be used for the
longest time in the future. Forward reuse distance just tells us
which data will be accessed the farthest. After we have trained
the neural network, we apply the network on-line through a
cache trace, predicting the forward reuse distance of every
access on-the-fly. With the predicted forward reuse distance
for every access, we implement a prediction-based pseudo
OPT policy. We call it pOPT for short. Note that we are only
implementing a simple, pseudo OPT policy.
Algorithm 1 presents the pOPT policy. It is a pseudo OPT
replacement policy. The input contains a cache trace of length
N, a pre-trained model T M, and a cache of size of C. The
Algorithm 1 Prediction-based OPT
Require: TM . A LSTM model that has been trained
Require: N . Total number of accesses of a given trace
Require: Trace[1 . . . N] . A given trace
Require: C . Cache size
Require: Cache . Cache is a hash map
Ensure: NumMiss . Number of missed accesses
1: function POPT
2: NumMiss← 0
3: for access i such that 0 < i≤ N do
4: block← Trace[i]
5: sample← GENERATESAMPLE(i)
6: valpred ← TM(sample)
7: f wd rd← VALUETOFORWARDRD(valpred)
8: if Cache[block] = 0 then
9: NumMiss← NumMiss+1
10: if len(Cache) =C then
11: EVICTONEENTRY()
12: end if
13: end if
14: Cache[block] = i+ f wd rd . Insert or update
15: end for
16: return NumMiss
17: end function
18: function GENERATESAMPLE(i)
19: /*Omit function body*/
20: end function
21: function VALUETOFORWARDRD(v)
22: /*Omit function body*/
23: end function
24: function EVICTONEENTRY
25: f arthest time← 0
26: candidate← null
27: for all block in Cache do
28: next access time←Cache[block]
29: if next access time > f arthest time then
30: f arthest time← next access time
31: candidate← block
32: end if
33: end for
34: del candidate
35: end function
output is the miss ratio for the given trace to run through the
pOPT cache. We use a hash table to implement the cache. The
key of the hash table is a cached data block. The value is the
next access time for a cache entry, which is used for cache
eviction.
The pOPT function is the main entry. It iterates every data
access in Line 3. For each access, it computes the corresponding
feature tensor on-the-fly by following the aforementioned
computing procedures. Then it composes a sample and feeds
it in the neural network to obtain a predicted forward reuse
distance for the being accessed data block. The generation of
a sample is discussed in Section IV-D. We omit its function
body in the algorithm. Line 8 examines if the being accessed
data block is already in cache by examining if the next access
time equals to 0. The next access time being 0 denotes the
data block never being stored. If the data block is not in cache,
we increment the miss number. If the cache is full, Line 11
evicts the cache entry that will not be accessed for the longest
time in the future to insert current data block. Line 14 inserts
or updates the next access time of current block. The time
complexity depends on the time complexity of an inference
operation of the LSTM model.
VI. EVALUATION
This section evaluates the prediction accuracy of the pro-
posed neural network mode and cache performance of the
pOPT policy.
A. Cache Policies
pOPT is compared with 3 practical policies, LRU, 2Q [20],
ARC [33], and 1 ideal policy, OPT [32]. LRU captures data
recency by replacing the least recently accessed data blocks.
It does not utilizes data frequency. LFU makes use of no data
recency but data frequency, thus it may accumulate old data
blocks in cache that are frequently accessed but no more used.
Later, many cache policies strive to improve based on LRU
and LFU. LRU-K [36] approximates LFU while considering
data recency by tracking the times of the last K references
to estimate reuse distances for references. Its implementation
takes logarithmic time complexity. 2Q mimics LRU-2 but with
constant time overhead; therefore, we compare pOPT with 2Q.
ARC uses a learning rule to tune cache actions by balancing
between data recency and frequency on-line and is known
to be one of the best performing practical policies. ARC is
extensively used in production systems [45]. OPT [32] is an
ideal policy that gives a theoretical upper-bound for cache
optimization. OPT takes precise future information to achieve
optimal caching.
B. Implementation
Our prototype has two parts: an offline training component
and an on-line cache. The offline component is input with a
cache trace. It has several modules. The locality feature module
generates a feature trace where each data access is associated
with the aforementioned five locality-oriented features. Then a
clustering module uses the K-means [31] algorithm to group all
accesses based on their memory address. The two modules form
a feature-vector trace that is used further to generate training
samples, i.e., a data set. A sample concatenates sequence -
length feature tensors and corresponds to an access. The offline
training component trains our RNN model. We implemented a
simulator for the on-line pOPT cache by following Algorithm 1.
The pOPT cache runs through a cache trace with predicting
forward reuse distance on-line by the trained RNN.
We implemented simulators for LRU, 2Q [20], and ARC [33].
The 2Q implementation refers to the version used in lease cache
work [27].
C. Workloads
We tested upon a set of storage traces collected by Narayanan
et al. [35]. These traces collect active disk block accesses and
were profiled from 13 different production servers, such as
source control, web staging, etc, in the Microsoft Cloud. Recent
decent cache studies use these traces for evaluation [44], [46].
Each server owns one or more volumes of disks. Table II
summarizes the characteristics on the 13 traces.
Training and validation sets. We split a cache trace with a
ratio of 8 : 2. The first fraction is used for training and the
second for validation. We may not use all the samples in each
fraction because it takes a huge amount of time to train a
large number of samples and the disk pressure is incredibly
high when we set a long sequence length (discussed later in
Section VI-G). For the training set, we use the last few samples;
for the validation set, we use the first few samples.
Neural network training. Table II lists training parameters
of our model, including training set size (number of training
samples), sequence length, validation set size and batch size.
As tested, sequence length is the most significant one and
training set size is the second most significant. In addition
to sequence length, the proposed RNN model also has a
handful of other parameters, such as batch size, LSTM width,
LSTM layers, epochs, learning rate, and dropout. LSTM width
denotes the width of a LSTM cell [14], LSTM layers denotes
how many LSTM layers we use, and dropout denotes the drop
ratio of weight of each neural network layer. For all workloads,
we set total number of epochs as 1000, learning rate as 0.001,
LSTM width as 256, dropout as 0.2, and LSTM layers as
2. We will study the effect of these tunable parameters in
Section VI-F.
All deep learning tasks were performed on a Nvidia Tesla
V100 GPU [16] card of the recent Volta architecture, which
has 5120 streaming cores, 640 tensor cores and 32GB memory
capacity. The CPU host is Intel Xeon CPU 8163 2.50GHz,
running Linux kernel 5.0. All the other non-deep learning tasks
were run on the host.
D. Prediction Accuracy
We pre-compute the forward reuse distance for all accesses
off-line as the ground truth. Figure 6 depicts the prediction
accuracy results, by comparing predictions to the ground truth,
of 9 traces with distinct phases behaviors. From a good visual
perspective, we show the comparison results of 3000 data
accesses in the validation set. The overall prediction trend
matches very well with that of the ground truth, especially
in rsrch, src1 and wdev, though the two absolute values have
slight difference for some accesses.
The ground-truth values vary rapidly and aggressively from
time to time in rsrch, src1 and wdev. Our predictor demonstrates
a high degree of prediction matching upon the variance trend.
In particular, we have the best prediction accuracy visually in
wdev. Other traces, src2, stg, ts, and web show many target
spikes, meaning that a non-zero reuse distance appears once
in a while. Our predictor is able to catch most of the spikes,
though it causes mis-predictions of spikes, for example in src2
and stg. The last trace usr is special, with a single spike and
many small yet rapid varying target values. It is worth noting
that hm, prn, mds, proj and prxy have a similar reuse-distance
pattern. They only have reuse distance of 1 and ∞, that is, a
Source Domain (# volumes) Name Trace Length #Data Blocks Seq. Length Training Size Validation Size Batch Size
MSR
(13 servers,
36 volumes,
179 disks)
Test web server (4) wdev 3,024,140 162,629 512 1,000,000 10,000 8
Terminal server (1) ts 4,181,323 256,922 512 1,000,000 10,000 8
Research projects (3) rsrch 3,508,103 279,128 1024 1,000,000 50,000 8
Hardware monitoring (2) hm 11,183,061 715,049 1024 5,000,000 10,000 32
Firewall/web proxy (2) prxy 351,361,438 842,095 256 10,000,000 50,000 64
Source control (3) src2 28,997,811 10,939,638 512 10,000,000 50,000 64
Project directories (5) proj 599,716,005 325,439,390 256 10,000,000 10,000 64
Web/SQL Server (4) web 78,662,064 20,563,955 64 10,000,000 100,000 64
Web Staging (2) stg 28,538,432 22,608,572 64 10,000,000 50,000 64
Media Server (2) mds 26,169,810 22,965,034 64 10,000,000 50,000 64
Print server (2) prn 73,135,443 25,928,166 512 10,000,000 50,000 64
Source control (3) src1 818,619,317 63,864,930 1024 10,000,000 100,000 64
User home directories (3) usr 637,227,335 231,421,475 4096 1,000,000 100,000 8
TABLE II: Trace characteristics and selected training parameter values. For training parameters, we only tuned for a few distinct
values. Here is the best selected.
Fig. 6: Prediction results of our RNN model. X-axis is the access time. We show the first 3000 data accesses in the validation
set. Y-axis is the scaled forward reuse distance. In this figure, −1 denotes ∞ reuse distance.
data access is either reused in the next access or never reused.
We show only the results of prn to represent all of them.
There are two potential reasons for that the predictor has false
positives and the absolute prediction value is not 100% the same
as the ground truth. First, the training set is not large enough,
so the model may not capture all behaviors. Second, the set of
training parameters was not best selected. However, we would
argue that there is an exponential number of combinations of
values for the training parameters. It is unrealistic to manually
enumerate and test all of them. In the future, we would seek
to use the advanced learn-to-learn [9] techniques to auto-tune
the best set of training parameters. Moreover, even if we do
not have completely precise prediction, our predicted results
of forward reuse distance are quite useful, which will be seen
next in the evaluation of pOPT policy.
E. Performance of pOPT Cache
Figure 7 compares performance for 5 cache replacement
policies. Each graph shows the miss ratio curves (MRC) of 5
policies. OPT, the optimal policy, uses precise future knowledge,
whereas pOPT uses predicted future knowledge. It is interesting
that pOPT almost performs similar as OPT in 3 programs, hm,
prxy and src1. In prn, proj and src2, there is a big gap between
pOPT and OPT. In mds, rsrch, ts and stg, pOPT is consistently a
little worse than OPT. In all tests, pOPT has 2.3% higher miss
ratio than OPT on average. In hm, pOPT starts with a close
miss ratio to OPT until 1.2GB cache size, and then stays the
same at the lowest point, showing that pOPT performs poor in
achieving the best miss ratio when cache size is extremely large.
In several traces, mds, proj, rsrch, src1 and stg, the gradient
of the MRC gets smaller and larger in an interleaving manner
when cache size increases. In contrast, the MRCs on OPT are
always concave curves, suggesting that predictions of forward
reuse distance certainly do not tell the precise future and hence
brings unstable performance gain when cache increases.
pOPT is better than LRU, 2Q and ARC by 13.7%, 19.2% and
8.6% on average across all tests. pOPT clearly outperforms
three practical policies, LRU, 2Q and ARC in traces proj, prxy,
src1, src2 and ts. pOPT is always better than 2Q regardless of
cache size. pOPT is better than LRU on all traces for all cache
sizes but rsrch. In rsrch, pOPT starts with a low miss ratio than
LRU, then becomes a little worse when cache size ranges from
200MB to 240MB, and finally becomes better. rsrch is special
in that it has many short reuse distances, which is good for LRU
to capture data reuse. However, the prediction based on pOPT,
for some cache size, may unexpectedly thrash data in cache.
To further understand the reason, it is the easiest to consider an
access to a data block that has a long forward reuse distance is
predicted with a short distance. When cache size is too small,
the data block is evicted because the short prediction still can
not keep the data block in cache; when cache size is too large,
the data block is kept in cache regardless of the length of its
forward reuse distance. In fact, in rsrch, LRU is close to OPT
comparing to in other traces. pOPT is better than ARC on all
traces except mds, rsrch and stg. The average speedup of pOPT
over ARC is 8.6%.
Among all tests, prxy has the highest data reuse and stg has
the lowest, on average 437 and 1.1 accesses per data block,
respectively. Results show that pOPT performs better on both
cases. In prxy, it outperforms 2Q, LRU and ARC by 49.3%,
26.0% and 5.8%, and is worse than OPT by 14.0% on average.
In stg, it outperforms 2Q, LRU and ARC by 1.7%, 1.7% and
0.5%, and is worse than OPT by 1.1%. It is instructive to see
how a cache policy handles single-use data blocks. OPT is
aware of which data block is single-use. Our method predicts
single-use data. In real-world applications, the prediction of
single-use data blocks is actually very useful. For example,
in a Cloud cache, if aware of which data block is single-use,
we would prevent a cache from being polluted by it, which
makes us save a considerable amount of machine resource and
eventually money.
F. The Effect of Hyper-Parameters
The sequence length controls how much history information
LSTM looks back when predicting future. Larger sequence -
length lets LSTM memorize more past program behaviors and
be more precise in prediction. Figure 8 clearly shows that
larger sequence length improves prediction accuracy from a
comparison of the results of two different sequence lengths
on usr. The other training parameters stay the same in the two
cases.
As mentioned in Section VI-C, in addition to sequence -
length, our model has LSTM width, LSTM layers, batch size,
learning rate, dropout, and epochs. Tuning these parameters
indeed improves prediction accuracy. We manually pick three
or four discrete values for each parameter to study its effect.
Figure 9 shows the prediction results of three different batch -
sizes and learning rates. When batch size becomes small,
the model is capable to predict large values, because small
batch size keeps the model updated quickly and converged
well. For learning rate, 0.01 is too large to find a good local
optimal. While, 0.001 and 0.0001 perform similarly in terms
of prediction accuracy.
We also found that larger values of LSTM layers than 2
and larger values of LSTM width than 256 resulted in no
clear discrepancy with respect to prediction. Hence, we set
LSTM layers with 2 and LSTM width with 256 in our study.
Smaller dropout performs better based on a comparison of
dropout of 0.2, 0.5 and 0.7. For epochs, we set a very large
number before training and stop training when validation results
stay not improved for a few epochs. For limit of space, we
omit the prediction figures for tuning these parameters in this
paper.
G. Training Time and Memory Overhead
A cache trace often contains millions or billions of accesses.
A few samples are not sufficient to train a model well. Long
reuse distance happens in a cache trace, as shown by Figure 2.
Short sequence length is not good enough to capture entire
data reuses. Therefore, to solve our prediction problem, a large
data set is needed.
The data set size is proportional to the size of training set
N, the size of validation set M and sequence length. A single
feature vector has around 48 bytes. The total data set size is
48× sequence length× (N +M). Take hm for example, N =
5,000,000, M = 10,000, and sequence length = 1024. The
data volume is 251GB. This huge data set takes 3.45 days to
run, as tested, just for one set of parameters. Therefore, we
are not able to find the best set of parameters in reasonable
time. More specifically, consider that for each parameter we
(a) MRCs on hm. (b) MRCs on mds. (c) MRCs on prn.
(d) MRCs on proj. (e) MRCs on prxy. (f) MRCs on rsrch.
(g) MRCs on src1. (h) MRCs on src2. (i) MRCs on stg.
(j) MRCs on ts. (k) MRCs on wdev. (l) MRCs on web.
(m) MRCs on usr.
(a) sequence length is 64. (b) sequence length is 1024.
Fig. 8: Compare the prediction accuracy on usr using different
sequence lengths.
randomly pick 3 values. For 13 workloads, we have in total
9477 trials. As tested, each trial takes almost one day to run,
the total time is near for ever.
These numbers indirectly suggest the hardness of the problem
studied in this paper. Fortunately, our results have shown the
effectiveness of our model in limited exploration of parameter
search space. Storage pressure and long training time are almost
unavoidable if we would like to deal with more samples
and let LSTM look back at more history information, i.e.,
larger sequence length. Therefore, training our model not only
requires to select the best set of parameters, but also needs
to compromise a data set explosion problem, thus making the
prediction of forward reuse distance very challenging.
H. More Discussions
The prediction of forward reuse distance is a critical
caching problem, which cannot be solved with conventional
caching algorithms easily. RNN has demonstrated its success
in machine translation problems. Bridging the gap from RNN
to the prediction of forward reuse distance makes one of the
contributions of this paper. This paper is the first work that
manages to verify that applying LSTM onto the problem of
forward reuse distance prediction is viable.
In addition to the verification, a lesson with respect to
practicality is learnt from this study. Training a dense RNN
is time costly and takes days even with a moderate data set
when we are testing upon a single advanced Nvidia V100
GPU card. Therefore, for practical deployment of RNNs for
solving systems problems, a distributed training approach needs
to be explored [43]. Moreover, search space of optimizing
hyper-parameters is quite huge. To figure out the best set of
parameters in reasonable time, AutoML [9] should be leveraged.
Distributed training or AutoML for practical deployment is
not the focus of this paper. Instead, this paper, as a theoretical
study, has managed to verify the effectiveness of the application
of LSTM on a hard caching problem.
VII. RELATED WORK
Jime´nez and Lin [19] designed a perceptron based branch
predictor, which uses a linear classifier to predict if a branch
is taken or not. It is one of the earliest works that apply
machine learning techniques in architecture or systems prob-
lems. The perceptron is almost the simplest possible neural
networks, which enables hardware implementation. Because of
its simplicity, the perceptron technique is used later for several
other systems problems [22], [42]. LSTM is a recurrent neural
networks that is getting popular in the application in systems
problems. Zekany et al. [49] applied an LSTM model in the
compiler to find the hot path. The features are extracted from
program semantics. The training of the neural network is run
in a static compilation pass to predict run-time behaviors.
Hashemi [11] also employed an LSTM model to learn
object access patterns for optimizing the micro-architecture
prefetching efficiency. Their goal is different than ours. Their
work predicts the address of the next data access. Our work
predicts when the next re-access of current accessing data block
happens. Similarly, their approach is also based on a memory
access trace. Because they target hardware cache, program
counters and memory address are both used as a feature for
training. However, later work [39] found that program counter
is the most significant feature. With only using program counter
information in the model, they achieve similar prediction
accuracy. In addition to the perceptron and LSTM models,
Ipek [17] uses a reinforcement learning model to optimize a
memory controller scheduling performance. Peled [37] uses
bandits to approximate semantic locality for a software prefetch
optimization.
Cache replacement policy is a popular research topic for the
applications of deep learning models, because a time-series
access trace can be easily fit into a set of neural networks, for
example RNN. Glider [39] is the most recent research with
respect to this topic. They used an attention-based LSTM neural
network to discover the program insight and then designed
hardware implementation using a simple vector machine. They
feed in a memory access to the neural network. For their tests,
they found that the model accuracy is actually highly related
with program counter rather than memory address. Therefore,
they use a cache trace that only consists of program counters.
Their work explains the essential reason why the work [11]
is effective, because it also used program counter as a feature.
DeepCache [34] used LSTM to predict object popularity for
Web content caches. Different than our approach, it also uses
a complicated encoder-decoder RNN. Teran [42] applied the
perceptron learning to predict data reuse for optimizing the
last-level cache due to its simplicity.
The optimal policy is MIN given by Belady [1]. Mattson et al.
developed the OPT stack algorithm which simulates Belady’s
optimal replacement for all cache sizes in two passes [32].
The high cost of OPT stack simulation issue was addressed by
Sugumar and Abraham, which used look-ahead and stack repair
algorithm to avoid two-pass processing; moreover, grouping
and tree lookup (instead of linear lookup) bring considerable
speedup for stack simulation [40]. The asymptotic cost per step
is logarithmic in the number of groups. A recent theoretical
study [27] demonstrated superior cache performance beyond
OPT based on a series of higher-order cache or memory
theories [8], [23]–[30].
(a) Different batch sizes on wdev. (b) Different learning rates on wdev.
Fig. 9: Compare the prediction accuracy on wdev using different learning rates and batch sizes. We sample 100 points for the
visual purpose.
For hardware caches, Jain and Lin developed a policy called
Hawkeye [18]. Hawkeye keeps a limited history (a time window
of 8x the cache size), uses interval counting (to target a single
cache size), and leverages associativity and set dueling [38]
to compute OPT efficiently with low time and space cost in
hardware. In comparison, scaled-down simulation uses spatial
sampling in software [45].
VIII. CONCLUSION
In this paper, we have introduced the first use of deep
learning to predict forward reuse distance. We have presented
an LSTM-based RNN and a locality driven feature design
to achieve high prediction accuracy. Based on the prediction
results from the neural network, we have implemented a pseudo
OPT-like replacement policy. In an offline testing, the new
policy is demonstrated to outperform three practical state-of-
the-art policies by up to 19.2% and achieve close performance
to OPT.
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